Limit this search to....

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (Sdc) 2013 Edition
Contributor(s): Gangadharan, Sridhar (Author), Churiwala, Sanjay (Author)
ISBN: 1489989161     ISBN-13: 9781489989161
Publisher: Springer
OUR PRICE:   $104.49  
Product Type: Paperback - Other Formats
Published: June 2015
Qty:
Additional Information
BISAC Categories:
- Technology & Engineering | Electronics - Circuits - General
- Computers | Systems Architecture - General
- Computers | Hardware - Mainframes & Minicomputers
Dewey: 004.1
Physical Information: 0.54" H x 6.14" W x 9.21" (0.80 lbs) 226 pages
 
Descriptions, Reviews, Etc.
Publisher Description:
This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.

Warning: Unknown: write failed: No space left on device (28) in Unknown on line 0

Warning: Unknown: Failed to write session data (files). Please verify that the current setting of session.save_path is correct (/tmp) in Unknown on line 0